In this paper, based on the operation principle and structural features of the Dual Gate Commutated Thyristor (Dual-GCT), a hard-drive simulation circuit model is presented. Dual-GCT is integrated by GCT-A and GCT-B. The Proposed model consists of two Double-M-2T-3R units in parallel which can be used to characterize the Dual-GCT's switching characteristics and internal commutation mechanism. Then the key model parameters are extracted and the test circuit is established in PSPICE software, and the current and voltage waveform during switching are simulated. The accuracy of the model is verified by comparison of the simulation waveform with the measurement waveform.
Introduction
Integrated Gate Commutated Thyristor (IGCT) is a high power device based on Gate Turn-off Thyristor (GTO) and has a very good application prospect in the high-voltage power field [1] . Dual-GCT is integrated by GCT-A and GCT-B, in which the local minority carrier lifetime control is used to realize low conduction and switching losses [2] . GCT-A with high minority carrier lifetime ( A ) is optimized for low conduction loss, GCT-B with low minority carrier lifetime ( B ) is optimized for low switching loss, i.e. A > B , so Dual-GCT can obtain the lower total losses [3] . At present, Dual-GCT circuit simulation model is the urgent problem for the design of drive circuit and application system. Two transistors (2-T) circuit model [4] , a Hu-Ki circuit model [5] and a 2T-3R circuit model of GTO [6] have been proposed earlier. The principle-electrics 2T-3R model of GCT is proposed in 2010 [7] , which can not be used to characterize hard-drive GCT in circuit simulation. There is no circuit model for Dual-GCT. Therefore, it is necessary to build a Dual-GCT circuit simulation model. A new Double-M-2T-3R hard-drive simulation circuit model is presented in the paper. In Section 2 the device structure and characteristics of Dual-GCT are introduced. The Dual-GCT circuit model, parameters extraction, the test circuit of turn-off characteristic and the model verification are given in Section 3.
Characteristics
2.1 Device structure Fig. 1 (a) depicts the Dual-GCT integrated by GCT-A and GCT-B in parallel on one wafer. The gates of GCT-A and GCT-B are located at chip center and outer ring respectively. Between the cathode islands, there is a dark ring as electric isolation. Fig. 1(b) is the Cross-section of the Dual-GCT. The operation principle of GCT-A and GCT-B in the Dual-GCT is same as conventional GCT which has a p + nn − pn + layer asymmetric structure. On the bottom of Dual-GCT, a transparent anode is used, which is developed on the basis of conventional anode of GTO. [8] . GCT turns on by the positive gate current pulse i GM and the rising rate di G =dt are both high, J 3 is biased forward, the device is operating in npn and pnp transistors mode, so GCT can be equivalent with double transistors mode. GCT turns off by the negative gate current pulse which the amplitude Ài GQ and rate of down Àdi G =dt is very high, and J 3 is isolated, the anode current will be converted to the gate in 1 µs, after all of the anode currents flow out of the gate, the internal commutation process ends, thus GCT can be equivalent with a pnp transistor, as shown in Fig. 2 (b). MOSFET is introduced between the gate and cathode to ensure the hard-drive requirement. When the number of parallel units is greater than 2, with the further increase of number of parallel units, the simulation accuracy is not improved significantly. So two units in parallel is considered to be the optimal choice [5] . Therefore, a double M-2T-3R units parallel are chosen for each GCT. Fig. 4 shows the hard-drive simulation circuit model of Dual-GCT. The anodes of GCT-A and GCT-B are connected together, so the same for cathode.
Control mode of Dual-GCT switching

Extraction of model parameters
The key model parameters include pnp and npn transistors' current amplification coefficients, transit time, zero offset depletion capacitor, static resistor and distribution parameters.
The current amplification coefficients of pnp and npn transistors are represented by 1 and 2 respectively. Similarly, that of GCT-A and GCT-B are represented by 1-A , 2-A and 1-B , 2-B respectively. In order to form positive feedback it should meet 1:05 ⩽ 1 þ 2 ⩽ 1:15 for two transistors. And the pnp is a wide base region transistor, so 1 < 2 . For A > B , 1-A > 1-B and 2-A < 2-B . They can be expressed by the following formulas [7] .
Where, W eðpÞ and Lp are effective thickness and diffusion length of p base region. W eðnÞ and Ln are effective thickness and diffusion length of n base region. So,
There is the common emitter amplification coefficient β described by ( ¼ =1 À ) in PSPICE, which can be calculated according to the formula and the structural parameters of Dual-GCT as shown in Table I , the others are obtained by the corresponding parameters of GTO [6] .
R 1 is the equivalent gate resistance of GCT, which is determined by the gate trigger voltage V GT and gate trigger current I GT , it can be calculated by.
Where q is electron charge, N A , W t and p are average concentration, thickness and hole mobility of transparent anode region respectively, S is unit area. R 3 is the extension resistance of GCT under the off-state, which can be calculated according to formula (5) . Where V DRM is peak off-sate voltage, I DRM is peak off-sate current.
The distribution parameters of delay circuit are obtained by the corresponding parameters of GTO [6] . The resistance and distribution parameters are shown in Table II .
Test circuit
Based on the above hard-drive circuit simulation model of Dual-GCT, the simulation circuit of dynamic characteristic is shown in Fig. 5 . Hard-drive circuit simulation model of Dual-GCT is shown in the solid line box, and gate trigger 
Simulation of turn-on
The turn-on process of Dual-GCT is simulated by using the above circuit model in PSPICE software, and the resistance of 0.7 Ω is used as the load [9] . Fig. 6(a) is the GCT-A's gate current i GA and the GCT-B's gate current i GB waveform, which are applied at the gates of GCT-A and GCT-B at the same time. The gate current amplitude i GM is 1.5 kA, and the gate current rise rate is 400 A/µs, which is far greater than that of GTO [6] , and is strong trigger pulse. The anode voltage V AK and anode current i A of Dual-GCT's are shown in Fig. 6(b) . Obviously, turn-on signal is applied at t ¼ 50 µs. Until t ¼ 51 µs anode voltage V AK is decreased from 0.9 V DC to 0.1 V DC , so t f ⩽ 1 µs. The anode current i A reaches 1.9 kA.
Simulation of turn-off
The turn-off process of Dual-GCT is simulated by the above circuit model, Fig. 7(a) is GCT-A's gate current i GA and GCT-B's gate current i GB waveform, which are applied at the gates of GCT-A and GCT-B at t ¼ 0 µs and t ¼ 25:6 µs respectively. GCT-A is firstly turned off, and then GCT-B is turned off after 25.6 µs. The anode voltage V AK , the anode current i A waveforms are shown in Fig. 7(b) . In order to reveal the internal commutation mechanism of Dual-GCT under hard drive condition, the cathode current i K waveform is also given in Fig. 7 . At t ¼ 25:8 µs i K is zero, V AK begins to rise after 0.5 µs, which meets the requirement of hard-drive. The i A is 1.9 kA, and decreased 0:4I TGQM (0.76 kA) at t ¼ 27:9 µs, so the turn-off delay time is 2.3 µs. i A is reduced to zero at t 30.4 µs. So the turn-off time t off is 4.8 µs. The peak voltage V DM is 2.78 kV, second peak voltage V DSP is 2.35 kV.
Model verification
In order to verify the accuracy of the established model of Dual-GCT, the anode voltage and current simulation waveforms are compared with that of measurement waveforms under the same test conditions as shown in Fig. 8 [10] . Table III shows the key characteristic parameter values of Dual-GCT obtained by simulation and measured results respectively. There is a certain error between the model simulated and the measured results because the circuit components are in ideal state in simulation. From Table III , the relative error Áe (relative error) is lower. 
Conclusion
According to the requirement of Dual-GCT circuit simulation, Double-M-2T-3R hard-drive circuit simulation model of Dual-GCT is presented, the key model parameters are extracted, and its switching characteristics are simulated. The results show that the model meets the requirements of "hard drive", and can characterize the switching characteristics and internal commutation process of Dual-GCT. The accuracy of the established model is verified by comparing with the measurement results. The relative errors are in a tolerant range. Consequently, the hard-drive simulation circuit model can be used in the design of drive circuit and application system of Dual-GCT.
